Abstract-A monolithic output-ripple-based buck converter with adaptive output and ultra-fast reference tracking is presented. 
I. INTRODUCTION
T HE prevalence of battery-operated portable devices like cellular phones and media players creates a great demand for high-quality switching DC-DC converters. The desirable qualities generally include high efficiency, small volume, tight static and dynamic regulations, and low EMI noise. Regarding efficiency, a recent low-power VLSI technique namely dynamic voltage scaled (DVS) calls for a new type of "adaptive power supply" [1] - [5] , which requires its output voltage to track the reference voltage when the latter has a step change. As a result, two new parameters, namely transition (tracking) time and transition energy, are introduced to characterize the power supply's performance on speed and energy conservation during reference tracking [4] . Obviously, too long transition time may reduce energy saving of a DVS system or adds considerable latency to resume high-speed operation. Meanwhile, too large transition energy adds significant overhead to the energy saving by DVS. Unfortunately, few literatures discuss the performance of switching converters (using different control methodologies) applied in a DVS system in detail. There are some recent works [6] , [7] discussing the design of controller for DVS; but all of them are digital controllers, which usually involves large and sophisticated look-up tables and digital structures typically not familiar to analog circuit designers. On the other hand, outputripple-based control, e.g., hysteretic and [8] - [10] , which exhibits the fastest load transient response among common analog controls, remains rarely explored regarding to their performance in a DVS system. This paper aims to bridge this gap by considering a -controlled buck converter. -control is chosen because of its tight regulation and fixed switching frequency [9] , [10] . After a close examination of its circuit structure and the ideal dynamics during reference tracking, the conventional -control is found to have poor transition time. Hence, a buck converter based on a modified -control is proposed in this paper. By using the end-point prediction (EPP) scheme [11] , a novel oscillator with clock-holding function, and the proposed adaptive-output-feedback (AOFB) technique, the proposed buck converter achieves an ultra-fast reference tracking speed for a wide range of reference transition scenarios under different output voltages and voltage steps. Not only does the converter achieve the fastest tracking time, but also has the two unique characteristics during reference tracking: absence of overshoot/ undershoot in output voltage and inductor current, and minimum number of switching activities (single ON/OFF-switching). These features reduce the conduction loss and minimize the switching loss during tracking period, thus transition energy is also considerably conserved under the condition of fastest transition time.
This paper is organized as follows. Section II reviews the conventional fixed-frequency -controlled buck converter and its limitation. Section III presents the improved reference tracking performance using the EPP scheme and its pitfall. Section IV analyzes the dynamics during reference tracking, which leads to the need for a novel oscillator design and the proposed AOFB-scheme. Circuit implementation of major building blocks is discussed in Section V. Section VI presents the measurement results and compares with state-of-the-art adaptive DC-DC converters.
II. REVIEW OF -ARCHITECTURE Fig. 1 shows the conventional fixed-frequency -architecture [9] . It has two distinct characteristics different from 0018-9200/$25.00 © 2007 IEEE typical voltage-mode or current-mode converters: 1) the existence of two feedback loops both from output voltage, , and 2) the origin of pulse-width modulated (PWM) ramp signal ( ). The slow feedback loop encompasses error amplifier, PWM comparator and power stage, while the fast feedback loop bypasses error amplifier by directly feeding (scaled ) to the noninverting input of PWM comparator. The ramp signal is given by the output ripple due to the ESR of output capacitor ( ). The artificial ramp is only for avoiding sub-harmonic oscillation when duty-ratio is larger than 50%. Since is mainly a scaled , a change in due to load current step instantly causes a large change to its DC value, and thus instantly saturates the duty-ratio to 100% or 0%. A fast load transient response is then obtained without a complex compensation network as required in typical voltage-mode or current-mode converters. In fact, the slow feedback loop is only intended for high static accuracy by using a high-gain error amplifier. Thus, a large compensation capacitor, , can be used for robust operation. Yet, the considerations are different when reference tracking is concerned. When there is a step change in reference voltage, , the error amplifier has to drive the large before change of duty-ratio is possible. This slow process usually lasts for more than 100 s when the change in is around hundreds of mV with a large ( nF), hence forming the bottleneck of reference tracking speed.
III.
-ARCHITECTURE WITH EPP SCHEME
To solve the problem of slow reference tracking in the dominant-pole compensated voltage-mode converter, an EPP scheme is proposed in [11] . The final error amplifier output voltage, , after reference transition is predicted by considering the geometric relationship between the duty-ratio, and the upper and lower bounds of ramp signal. After a proper choice of the upper bound of ramp signal, EPP is done by adding to the inverting input of PWM comparator, . Hence, this PWM reference input is changed instantly without requiring error amplifier's output to move significantly. The similar bypassing principle can be applied in -control for reference tracking. Nonetheless, the prediction consideration is a bit different from that of voltage-mode control. Let us denote the desired step as and the corresponding changes in ,  ,  , and  as  ,  , , and , respectively. It can be easily proved that (1) where is the feedback factor given by the resistive divider. In steady-state, is very close to the dc-like except an ac ripple of tens of mV (see Fig. 1 ). In reference tracking, such a small ripple is overwhelmed by the large ( mV). Therefore, we can conclude that the predicted is roughly by (1) . Hence, we simply add a reference feed-forward path to the PWM comparator as shown in Fig. 2 for end-point prediction. It is interesting to note that different ways of consideration leads to the same implementation in this work and the previous work [11] .
The simulation result of reference down-tracking ( decrease) of -architecture with EPP is shown in Fig. 3 . With , mV, is expected to be 500 mV. By using EPP, jumps to final predicted value instantly, and transition time is shortened to 15 s (a scaled is shown in Fig. 3 for ease of axis scaling), when compared to hundreds of microseconds in the case without EPP. Yet, several adverse effects are observed. Firstly, there is an undershoot in . A brief explanation of the dynamics during reference tracking is useful for an initial understanding of the problem. The block "logic" in Fig. 1 is an SR-latch set by clock and reset by PWM comparator output,
. When transits to lower value, turns high to reset logic. then closes while opens to decrease inductor current, . Since the logic is designed to be reset-dominant, will not increase (i.e., , will not switch) until and clock is issued. Fig. 3 shows the case when clock is issued as soon as at (design of this clock circuit is covered in Section V). It can be concluded that end-point prediction speeds up tracking, but it does not guarantee proper reference tracking (e.g., absence of undershoot/ overshoot). Fig. 3 shows that direct comparison of PWM ramp signal and PWM reference signal is not a good criterion for determining switching activities during reference tracking. The dynamics behind reference tracking will be thoroughly analyzed in next section to formulate the criterion for proper reference tracking.
undershoot during reference tracking should be avoided as it increases the transition time, and most importantly, affects the reliability of the digital circuits due to the lower supply voltage. Other adverse effects shown in Fig. 3 are too low at and the following overshoot for replenishing the lost charge in . Both of these effects increase conduction loss during transition and should be avoided.
IV. PROPOSED AOFB SCHEME
The model in Fig. 4 is used to derive the condition for optimum reference tracking in general output-ripple-based controller. Reference tracking starts at and ends at ( for easy discussion). Steady state current ripple in is neglected as it is small compared with the peak change of ( ) during reference tracking. Thus, the steady-state ripple is also neglected.
is the voltage across , which is before reference tracking, and -after reference tracking. Assuming load current is unchanged, equals before and after reference tracking. The optimum reference tracking happens when experiences a straight decrease from to (period A), followed by a straight increase from to (period B) back to its original level, such that moves down by at (single ON/OFF-switching) [6] . This is equivalent to using a near-triangular profile to remove the charge of in seconds. profile is not strictly triangular as the slope of in periods A and B are not constant but depends on a varying quantities . However, for deriving an optimum reference tracking criterion that is useful for design purpose, the average slope in periods A and B can be defined as (2) (3) where is around the middle value between and -. Then, since the decrease of in period A is equal to the increase of in period B, we have (4) Making use of the fact that the shaded area represents the removed charge , and (2)- (4), optimum time for switching power-MOSs ( ) can be derived as (5) where . It can be seen that the relation between and many quantities like and is very sophisticated. There is no simple way to directly compute using simple circuits, unless a large look-up table implemented in digital FPGA (which is the approach used in previous works [6] , [7] ). Moreover, the previous work [6] did not implement a controller to close the loop for output regulation. Thus, the possibility of incorporating the above criterion into controller design needs to be investigated. Since the switching criterion in -control is , the change of at is derived as
where (6c) is obtained by substituting (5) and (2) . Given that , we propose to add the following adaptiveoutput-feedback-voltage to in period A:
where (8) The effect is like adding an adaptive voltage to to meet switching criterion ( ) at . Fig. 5 illustrates this idea. At when transits, is added to , so that switching occurs at and settles properly; otherwise, switching may happen at a later time ( ') and undershoot may occur. Finally, it should be noted that is removed from at when returns to steady-state level; otherwise, will experience an offset in steadystate. Using a similar model, for reference up-tracking ( increase) is also derived and tabulated in Table I . It can be seen that is relatively simple if is close to a constant. Then, is only proportional to (or ) and and it can be implemented in circuits. Fig. 6 shows the variation of against and . For , reference up-and down-tracking have different values of , and varies with and . Yet, for practical applications we can select independent -parameters for reference up-and down-tracking, and choose the largest required for the worst case (largest ) so that for a given range of , no undershoot/ overshoot in and will be observed. When the system asks for a smaller step size, the overly large will make the switching time a bit earlier than optimum and delay reference tracking a bit. Yet, the overall transient is not seriously affected, and the absence of undershoot /overshoot still results in energy saving. Comparing simulation results of Figs. 3 and 5, conduction loss is found to be reduced by 50% with the absence of undershoot.
If the assumption of fixed is not true, forcing to return to original level as the criterion for removing is equivalent to having a little unbalance between load current and inductor current after reference tracking. This is similar to a slight load transient in nature, which can be promptly handled by -architecture without significantly affecting the settling time. 
A. Proposed Oscillator
In the trailing-edge modulated converter, the logic is set by a periodic clock signal, while the reset input is the output of PWM comparator. In reference up-tracking, a reset signal can be issued instantly after the switching criterion is fulfilled. However, in reference down-tracking, the logic can only be set at the next clock following the optimum switching time. Hence, delay occurs. A novel oscillator with clock-holding function is thus proposed to optimize reference down-tracking. Fig. 8 shows the proposed oscillator and its timing diagram. In steady-state, its operation is the same as a previous work [12] . Yet, during reference down-tracking, its clock can be held high until optimum switching time determined by AOFB-scheme. In the timing diagram, down-transits at , so that PWM comparator output, , turns high. When the next clock pulse (clk) comes at , turns high. Then the oscillator enters the "clock-holding" state by stopping the feedback of clk to , turning off and clamping to which is around middle of and (the upper and lower bounds of ramp signal). Hence, stays in between and , and keeps clk to stay high when is high. Due to the reset-dominant nature of the logic, the converter stays in reset state regardless of the clock. This clock-holding state lasts until turns low at (i.e., ). Then, is cleared, and the oscillator resumes its operation, with ramping down to and resetting clk at . Since clk remains high at (and until ) when optimum switching criterion is fulfilled, the logic is set instantly without the delay in conventional oscillator. Fig. 9 shows the main components inside AOFB-generator. Section IV showed that circuits extracting transition time, steady-state , duty-ratio, and step size are required. They are implemented in simple circuits as described below.
B. AOFB Implementation
-transition-detector comprises two comparators to detect the sudden transit of (i.e., start of reference tracking). Offset is built into the comparators to prevent false alarm. This detector is needed for an external analog signal and can be removed if the command of reference transition is provided by digital load. Two outputs of the detector, and , trigger logic to start the process of reference down-and up-tracking, respectively. logic marks the start and the end of the reference tracking. The process of reference tracking is signaled by the active high " " and is ended by inductor current returning to its original steady-state ( in Fig. 5 ). The time instant is detected by the following mechanism: a sample-and-hold (S/H) following a forward inductor current sensor (shown in Fig. 7) periodically samples the inductor current value at steadystate. When turns high, S/H holds the inductor current value before reference tracking and this value is compared with the contemporary inductor current to determine when returns to its original value. When this happens, it is signaled by " " and its complement. The current sensors used are similar to a previous work [13] for its simplicity, accuracy, and ability to sense in the conduction periods of both power transistors. Both forward-and reverse-over-current protections are done (using signals " " and " " in Fig. 7 ) since large forward and reverse inductor currents are necessary for fast reference tracking.
Duty-ratio generator generates duty-ratio and its complement , which are used in reference down-and up-tracking, respectively. They are obtained by two sets of cascaded 4-stage low-pass filter acting on the pre-buffered switch gate-drive signal pg'. The outputs are then selected by and . The analog core of AOFB-scheme is shown in Fig. 10 . The multiplier of duty-ratio and reference step size is a simple switched-capacitor circuit making use of the principle that charge being the product of current and time. Hence, the -extractor is a V-I converter that outputs constant current, which is proportional to ; while duty-ratio is translated to time by a voltage-to-time converter (V-T converter). Their operations are explained as follows.
In steady-state, M01-M06 in -extractor conducts current of so that samples information of . At when turns high, switch sw1 opens and original information is held in . Then, M03 keeps sourcing previous current while M06 sinks current corresponding to new . Difference between these two currents is injected into in multiplier via switch when remains high. is modulated by V-T converter such that it is a pulse that starts when goes high, and its duration is directly proportional to the output of the duty-ratio generator,
. The multiplier's output ( ) is reset to in steady-state, and it only performs multiplication when is high. It can be proved that after the pulse, change of is given by (9) Thus, the circuit implements AOFB-scheme, in which parameters , , , , and determine in (7) . Meanwhile, in this design the duration of reference tracking (i.e., ) is around a few microseconds, while the time to the optimum switching time ( ) can be less than two microseconds. Hence, another constraint of design is s so that multiplication ends before switching time . At when turns low, the process of reference tracking is over, and is reset to . The addition of to is via voltage-to-current converter (similar to [12] ) with one input being and another input being . Thus, both positive and negative additions can be done which are required in reference up-and down-tracking, respectively. All of the AOFB circuits, including current sensors, are integrated on-chip.
VI. EXPERIMENTAL RESULTS
The proposed buck converter was implemented in AMS 0.35 m CMOS process. Fig. 11 is the die photo of the prototype, which has a dimension of 1.65 m 1.1 m, including pads. The prototype works with input voltages ranging from 1.8 V to 3.3 V, while inductor and output capacitor chosen to be 4.7 and 9.4 (with 0.1 ; ESR), respectively. Unless otherwise stated, all of the following results are obtained using input voltage of 3 V, and resistive load. Table II shows the static performance summary of the prototype; in particular, the tight load regulation of 1.25 mV/A is due to the high open-loop gain of the amplifier ( dB); while about half of output ripple voltage ( mV) is due to equivalent series inductance (ESL) on PCB. Fig. 12 shows the measured efficiency, which has a maximum of 96% at 260 mA load current. Fig. 13 shows the measured load transient. At , a load current step of mA can be settled in only 3 s. The clock-holding function is verified as it is noted that stays high during slewing down; and as soon as it turns low, a clock pulse is issued so that increases instantly without delay. The response of a positive load current step is similarly fast, so it is not shown here for limited space. of , too large peak and its subsequent undershoot are seen. As a comparison, Fig. 15 shows the case when AOFB-scheme is employed. The addition and removal of on is clearly seen on the buffered test signal. As a result, all of the above undesirable effects are removed and the benefits of lower transition energy and an ultra-fast transition time, , of 4 s are achieved. The comparison in reference down-tracking between -control with and without AOFB is similar and is not detailed here for brevity.
Figs. [16] [17] [18] [19] shows the measured reference tracking of AOFB--architecture under different s (i.e., different s) and s using the worst case -value as mentioned in Section IV. As expected, no undershoot/ overshoot of is seen and the over-designed -value only slows down the non-worst-case (i.e., smaller or lower in reference down-tracking/higher in reference up-tracking) a little bit. In all cases, reference tracking finishes in 5 s for steps as large as 500 mV. Larger step requires higher peak exceeding the over-current limit, which turns the optimum near-triangular profile into a chopped one. As this is not the case of optimum reference tracking, the result is not shown here. Yet, the prototype still undergoes larger step reference tracking with a sub-optimum speed limited by maximum . Table III shows the comparison of this work and some prior adaptive converters. Typically, the figure-of-merit, , is used as a measure of tracking speed. Yet, as shown in Section IV, optimum tracking time scales with , which is an indicator of the power stage's speed and , but not . Hence, we propose a new figure-of-merit to reflect the actual reference tracking speed of the controller: (10) It should be noted that the unit of is as tracking time is normalized by the time constant of power stage. The proposed AOFB--architecture achieves the lowest , i.e., the fastest transition speed of the controller compared to prior arts.
VII. CONCLUSION
A high-performance -controlled buck converter suitable for DVS applications is presented and proven by experimental results. In addition to the original merits of -control including easy compensation, fast load step response, tight regulation, and fixed switching frequency, performance metrics important for DVS systems like fast tracking time, low switching loss and conduction loss during reference tracking are also achieved thanks to the employment of end-point prediction, a novel oscillator and the proposed AOFB-scheme. The dynamics of reference tracking is analyzed, and the criterion for optimum reference tracking is introduced, which can also be extended to other output-ripple-based converters such as hysteretic control.
